Our co-authored paper titled ” 16-Core Voltage-Stacked System With Adaptive Clocking and an Integrated Switched-Capacitor DC–DC Converter.” is accepted by IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25.4 (2017): 1271-1284.
One paper accepted by TVLSI 2017 (xx/xx/2017)
